

ABSTRACT OF THE DISCLOSURE

A processor is described which includes a first pipeline, a second pipeline, and a
5 control circuit. The first pipeline includes a first stage at which instruction results are
committed to architected state. The first stage is separated from an issue stage of the first
pipeline by a first number of stages. The second pipeline includes a second stage at
which an exception is reportable, wherein the second stage is separated from the issue
stage of the second pipeline by a second number of stages which is greater than the first
10 number. The control circuit is configured to inhibit co-issuance of a first instruction to
the first pipeline and a second instruction to the second pipeline if the first instruction is
subsequent to the second instruction in program order.